

# EGC220

## Class Notes

3/31/2023




**Baback Izadi**

Division of Engineering Programs  
[bai@enr.newpaltz.edu](mailto:bai@enr.newpaltz.edu)

# Taste of Verilog


<i>Module name</i>	<i>Module ports</i>
<b>module</b> Add_half ( sum, c_out, a, b );	
<b>input</b> a, b;	<i>Declaration of port modes</i>
<b>output</b> sum, c_out;	
<b>wire</b> c_out_bar;	<i>Declaration of internal signal</i>
<b>xor</b> (sum, a, b);	
// <b>xor</b> G1(sum, a, b);	<i>Instantiation of primitive gates</i>
<b>nand</b> (c_out_bar, a, b);	
<b>not</b> (c_out, c_out_bar);	
<b>endmodule</b>	

*Verilog keywords*



# Structural Verilog Description of Two-Bit Greater-Than Circuit

```
// Two-bit greater-than circuit: Verilog structural model          // 1
// See Figure 2-27 for logic diagram                           // 2
module comparator_greater_than_structural(A, B, A_greater_than_B); // 3
  input [1:0] A, B;
  output A_greater_than_B;
  wire B0_n, B1_n, and0_out, and1_out, and2_out;
  not                                // 4
    inv0(B0_n, B[0]), inv1(B1_n, B[1]);                // 5
  and                                // 6
    and0(and0_out, A[1], B1_n),                         // 7
    and1(and1_out, A[1], A[0], B0_n),               // 8
    and2(and2_out, A[0], B1_n, B0_n);             // 9
  or                                // 10
    or0(A_greater_than_B, and0_out, and1_out, and2_out); // 11
endmodule                            // 12
                                         // 13
                                         // 14
                                         // 15
```





# Dissection

- ▶ **Module and Port declarations**

- ▶ Verilog-2001 syntax
    - ▶ **module** AOI (input A, B, C, D, output F);

- ▶ Verilog-1995 syntax

```
module AOI (A, B, C, D, F);  
    input A, B, C, D;  
    output F;
```

- ▶ **Wires:** Continuous assignment to an internal signal

# A Simple Dataflow Design

& AND  
| OR  
~ NOT

$\sim \text{XOR}$


Put equation

$$F = \overline{AB} + CD$$

Continuous Assignments


```
// Verilog code for AND-OR-INVERT gate
module AOI(input A, B, C, D, output F);
    wire F; // the default
    wire AB, CD, O; // necessary
    assign AB = A & B;
    assign CD = C & D;
    assign O = AB | CD;
    assign F = ~O;
endmodule
// end of Verilog code
```

ASSIGN  $F = \sim(A \& B) | (C \& D);$



# Structural Verilog Description of Two-Bit Greater-Than Circuit

```
// Two-bit greater-than circuit: Verilog structural model          // 1
// See Figure 2-27 for logic diagram                           // 2
module comparator_greater_than_structural(A, B, A_greater_than_B); // 3
  input [1:0] A, B;
  output A_greater_than_B;
  wire B0_n, B1_n, and0_out, and1_out, and2_out;
  not                                         // 7
    inv0(B0_n, B[0]), inv1(B1_n, B[1]);
  and                                         // 8
    and0(and0_out, A[1], B1_n),           // 10
    and1(and1_out, A[1], A[0], B0_n), // 11
    and2(and2_out, A[0], B1_n, B0_n);
  or                                         // 12
    or0(A_greater_than_B, and0_out, and1_out, and2_out);
endmodule                                     // 13
                                                // 14
                                                // 15
```



Copyright ©2016 Pearson Education, All Rights Reserved

## Verilog Description of Two-Bit Greater-Than Circuit

```
// Two-bit greater-than circuit: Behavioral model           // 1
// See Figure 2-27 for logic diagram                      // 2
module comparator_greater_than_behavioral(A, B, A_greater_than_B); // 3
    input [1:0] A, B;                                         // 4
    output A_greater_than_B;                                // 5
    assign A_greater_than_B = A > B;                         // 6
endmodule                                              // 7
```

Copyright ©2016 Pearson Education, All Rights Reserved

*true or Not 0*

= (check)? true\_result; False\_result

## Conditional Dataflow Verilog Description of Two-Bit Greater-Than Circuit

```
// Two-bit greater-than circuit: Conditional model           // 1
// See Figure 2-27 for logic diagram                      // 2
module comparator_greater_than_conditional2(A, B, A_greater_than_B); // 3
  input [1:0] A, B;                                         // 4
  output A_greater_than_B;                                     // 5
  assign A_greater_than_B = (A > B)? 1'b1 :               // 6
    1'b0;                                                 // 7
endmodule                                              // 8
```

Copyright ©2016 Pearson Education, All Rights Reserved

$A_1, A_0, B_1, B_0$

$$A(1)A(0) > B(1)B(0)$$

input w;

input [3:0] X;

$X(3), X(2), X(1), X(0)$

# A Design Hierarchy

## Module Instances

- MUX\_2 module contains references to each of the lower level modules

```
// Verilog code for 2-input multiplexer
module MUX2 (input SEL, A, B, output F); // 2:1 multiplexer
    // wires SELB and FB are implicit
    // Module instances...
    INV G1 (SEL, SELB);
    AOI G2 (SELB, A, SEL, B, FB);
    INV G3 (.A(FB), .F(F)); // Named mapping (FB, F)
endmodule
// end of Verilog code
```

/ Verilog code for 2-input multiplexer

```
module INV (input A, output F); // An inverter
    assign F = ~A;
endmodule
```



```
module AOI (input A, B, C, D, output F);
    assign F = ~((A & B) | (C & D));
endmodule
```

$$\overline{AB + CD}$$

$$F = (\overline{SEL})' \cdot A + (\overline{SEL}) \cdot B$$

$$\overline{SELB} = (\overline{SEL})'$$


$$F = (\overline{SELB}) \cdot A + (\overline{SEL}) \cdot B$$

1. Invert SEL and get SELB
2. Use AOI and get F'
3. Invert F' and get F

$$\begin{array}{c|cc} SEL & F \\ \hline 0 & A \\ 1 & B \end{array}$$

$$\begin{aligned} SELB &= \overline{SEL \cdot A} + \overline{SEL \cdot B} \\ &= \overline{SEL} \cdot \overline{A} + \overline{SEL} \cdot \overline{B} \end{aligned}$$

MUX\_2



## Another Example

Data Flow

```
module decoder (A,B, D0,D1,D2,D3);
input A,B;
output D0,D1,D2,D3;
assign D0 = (~A)&(~B);
assign D1 = ~A&B;
assign D2 = A&~B;
assign D3 = A&B;
endmodule
```

$$D_0 = \overline{A} \& \overline{B}$$

$$D_1 = \overline{A} \& B$$





Figure 6. Logic diagram of 2-to-4 decoder

## HIERARCHICAL REPRESENTATION OF ADDER

```
module fulladder (A,B,CIN, S,COUT);  
input A,B,CIN;  
output S,COUT;  
assign S = A ^ B ^ CIN; A ⊕ B ⊕ CIN  
assign COUT = (A & B) | (A & CIN) |  
(B & CIN);  
endmodule AB + ACin + BCin
```



Logic diagram of fulladder

module four\_bit\_adder (CIN, X3,X2,X1,X0, Y3,Y2,Y1,Y0,  
 S3,S2,S1,S0,COUT);  
 input CIN, X3, X2, X1, X0, Y3, Y2, Y1, Y0;  
 output S3, S2, S1, S0, COUT;

wire C1, C2, C3;

fulladder FA0 (X0, Y0, CIN, S0, C1);

fulladder FA1 (X1, Y1, C1, S1, C2);

fulladder FA2 (X2, Y2, C2, S2, C3);

fulladder FA3 (X3, Y3, C3, S3, COUT);

endmodule





Figure 9. Four bit Full Adder

```

module adder_4 (A, B, CIN, S ,COUT);
input [3:0] A,B;
input CIN;
output [3:0] S;
output COUT;
wire [4:0] C;
full_adder FA0 (B(0), A(0), C(0), S(0), C(1));
full_adder FA1 (B(1), A(1), C(1), S(1), C(2));
full_adder FA2 (B(2), A(2), C(2), S(2), C(3));
full_adder FA3 (B(3), A(3), C(3), S(3), C(4));
assign C(0) = CIN;
assign COUT = C(4);
endmodule

```



**Figure 9. Four bit Full Adder**

# Verilog statements

Verilog has two basic types of statements

1. Concurrent statements (combinational)

(things are happening concurrently, ordering does not matter)

- ▶ Gate instantiations
  - ▶ **and** ( $z$ ,  $x$ ,  $y$ ), **or** ( $c$ ,  $a$ ,  $b$ ), **xor** ( $s$ ,  $x$ ,  $y$ ), etc.
- ▶ Continuous assignments
  - ▶ **assign**  $Z = x \& y$ ;  $c = a | b$ ;  $s = x ^ y$

2. Procedural statements (sequential)


(executed in the order written in the code)

- ▶ **always @** - executed continuously when the event is active
- ▶ **Initial** - executed only once (used in simulation)
- ▶ **if then else** statements

# Behavioral Description

```
module Add_half ( sum, c_out, a, b );
    input a, b;
    output sum, c_out;
    reg sum, c_out;
    always @ ( a or b )
        begin
            sum = a ^ b;           // Exclusive or
            c_out = a & b;         // And
        end
    endmodule
```

Must be of the  
'reg' type



Procedure  
assignment  
statements

Event control  
expression or  
sensitivity list

sensitivity list

# Conditional Statement

- Conditional\_expression ? true\_expression : false\_expression;

## Example:

- Assign  $A = (B < C) ? (D+5) : (D+2)$ ;

- if B is less than C, the value of A will be D + 5, or else A will have the value D + 2.


- An **if-else** statement is a procedural statement.

//Behavioral specification

```
module mux2to1 (w0, w1, s, F);
    input w0,w1,s;
    output F;
    reg F;
```

```
always @ (w0,w1,s)
    if (s==1) F = w1;
    else F = w0;
endmodule
```

sensitivity list



```
always @ (w0,w1,s)
    F = s ? w1: w0;
endmodule
```

Q

assign

$$F = \overline{S_2} \cdot \overline{S_1} \cdot \overline{S_0} + \dots$$

### Problem 1

Using Verilog, design an  $8 \times 1$  Mux.

```
//Behavioral specification
module mux8to1 (W, s, F);
Input [7:0] w;
Input [2:0] s;
output F;
reg F;

always @ (w,s)
if (s==0) F = w(0);
Elseif s== 1 F = w(1);
Elseif s== 2 F = w(2);
Elseif s== 3 F = w(3);
Elseif s== 4 F = w(4);
Elseif s== 5 F = w(5);
Elseif s== 6 F = w(6);
Else F = w(7);

endmodule
```

